A Single-Channel, 1.25-GS/s, 6-bit, 6.08-mW Asynchronous Successive-Approximation ADC With Improved Feedback Delay in 40-nm CMOS
Top Cited Papers
- 24 July 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 47 (10), 2444-2453
- https://doi.org/10.1109/jssc.2012.2204543
Abstract
A single-channel, asynchronous successive-approximation (SA) ADC with improved feedback delay is fabricated in 40 nm CMOS. Compared with a conventional SAR structure that employs a single quantizer controlled by a digital feedback logic loop, the proposed SAR-ADC employs multiple quantizers for each conversion bit, clocked by an asynchronous ripple clock that is generated after each quantization. Hence, the sampling rate of the 6-bit ADC is limited only by the six delays of the Capacitive-DAC settling and each comparator's quantization delay, as the digital logic delay is eliminated. Measurement results of the 40 nm-CMOS SAR-ADC achieves a peak SNDR of 32.9 dB and 30.5 dB, at 1 GS/s and 1.25 GS/s, consuming 5.28 mW and 6.08 mW, leading to a FoM of 148 fJ/conv-step and 178 fJ/conv-step, respectively, in a core area less than 170 um by 85 um.Keywords
This publication has 21 references indexed in Scilit:
- A 12-GS/s 81-mW 5-bit Time-Interleaved Flash ADC With Background Timing Skew CalibrationIEEE Journal of Solid-State Circuits, 2011
- A 1 GS/s 6 Bit 6.7 mW Successive Approximation ADC Using Asynchronous ProcessingIEEE Journal of Solid-State Circuits, 2010
- A 0.6 mW/Gb/s, 6.4–7.2 Gb/s Serial Link Receiver Using Local Injection-Locked Ring Oscillators in 90 nm CMOSIEEE Journal of Solid-State Circuits, 2010
- A 40GS/s 6b ADC in 65nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- 56Gs/s ADC : Enabling 100GbEPublished by Optica Publishing Group ,2010
- A 32 mW 1.25 GS/s 6b 2b/Step SAR ADC in 0.13$\ \mu$m CMOSIEEE Journal of Solid-State Circuits, 2009
- A 6-bit 600-MS/s 5.3-mW Asynchronous ADC in 0.13-$\mu{\hbox{m}}$ CMOSIEEE Journal of Solid-State Circuits, 2006
- Yield and speed optimization of a latch-type voltage sense amplifierIEEE Journal of Solid-State Circuits, 2004
- Low-power area-efficient high-speed I/O circuit techniquesIEEE Journal of Solid-State Circuits, 2000
- All-MOS charge redistribution analog-to-digital conversion techniques. IIEEE Journal of Solid-State Circuits, 1975