A survey on energy-efficient methodologies and architectures of network-on-chip
- 1 November 2014
- journal article
- Published by Elsevier BV in Computers and Electrical Engineering
- Vol. 40 (8), 333-347
- https://doi.org/10.1016/j.compeleceng.2014.07.012
Abstract
No abstract availableThis publication has 38 references indexed in Scilit:
- A framework for low power synthesis of interconnection networks-on-chip with multiple voltage islandsIntegration, 2012
- Asynchronous switching for low-power networks-on-chipMicroelectronics Journal, 2011
- Power and latency efficient mechanism: a seamless bridge between buffered and bufferless routing in on-chip networkThe Journal of Supercomputing, 2011
- A reconfigurable and adaptive routing method for fault-tolerant mesh-based networks-on-chipAEU - International Journal of Electronics and Communications, 2011
- Power-efficient deterministic and adaptive routing in torus networks-on-chipMicroprocessors and Microsystems, 2011
- A generic adaptive path-based routing method for MPSoCsJournal of Systems Architecture, 2011
- Complement routing: A methodology to design reliable routing algorithm for Network on ChipsMicroprocessors and Microsystems, 2010
- A case for bufferless routing in on-chip networksACM SIGARCH Computer Architecture News, 2009
- Voltage and Level-Shifter Assignment Driven FloorplanningIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2009
- The Chip Is the Network: Toward a Science of Network-on-Chip DesignFoundations and Trends® in Electronic Design Automation, 2007