Complement routing: A methodology to design reliable routing algorithm for Network on Chips
- 31 October 2010
- journal article
- Published by Elsevier BV in Microprocessors and Microsystems
- Vol. 34 (6), 163-173
- https://doi.org/10.1016/j.micpro.2010.03.002
Abstract
No abstract availableKeywords
This publication has 24 references indexed in Scilit:
- Evaluation of SEU and crosstalk effects in network-on-chip switchesPublished by Association for Computing Machinery (ACM) ,2006
- Design and analysis of an NoC architecture from performance, reliability and energy perspectivePublished by Association for Computing Machinery (ACM) ,2005
- Analysis of Error Recovery Schemes for Networks on ChipsIEEE Design & Test of Computers, 2005
- Analytic Performance Modeling of a Fully Adaptive Routing Algorithm in the TorusLecture Notes in Computer Science, 2005
- Quality-of-service and error control techniques for network-on-chip architecturesPublished by Association for Computing Machinery (ACM) ,2004
- A fault model notation and error-control scheme for switch-to-switch buses in a network-on-chipPublished by Association for Computing Machinery (ACM) ,2003
- Towards on-chip fault-tolerant communicationPublished by Association for Computing Machinery (ACM) ,2003
- A cost and speed model for k-ary n-cube wormhole routersIEEE Transactions on Parallel and Distributed Systems, 1998
- Planar-adaptive routingJournal of the ACM, 1995
- A new theory of deadlock-free adaptive routing in wormhole networksIEEE Transactions on Parallel and Distributed Systems, 1993