Asynchronous switching for low-power networks-on-chip
- 31 December 2011
- journal article
- Published by Elsevier BV in Microelectronics Journal
- Vol. 42 (12), 1370-1379
- https://doi.org/10.1016/j.mejo.2011.10.002
Abstract
No abstract availableKeywords
This publication has 21 references indexed in Scilit:
- Practical Asynchronous Interconnect Network DesignIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2008
- Testing Network-on-Chip Communication FabricsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007
- High Rate Data Synchronization in GALS SoCsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- Low-power network-on-chip for high-performance SoC designIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- Analysis and Implementation of Practical, Cost-Effective Networks on ChipsIEEE Design & Test of Computers, 2005
- Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect ArchitecturesIEEE Transactions on Computers, 2005
- Robust interfaces for mixed-timing systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
- An architecture and compiler for scalable on-chip communicationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
- An interconnect architecture for networking systems on chipsIEEE Micro, 2002
- Networks on chips: a new SoC paradigmComputer, 2002