High-Efficient Circuits for Ternary Addition
Open Access
- 1 September 2014
- journal article
- research article
- Published by Hindawi Limited in VLSI Design
- Vol. 2014, 1-15
- https://doi.org/10.1155/2014/534587
Abstract
New ternary adders, which are fundamental components of ternary addition, are presented in this paper. They are on the basis of a logic style which mostly generates binary signals. Therefore, static power dissipation reaches its minimum extent. Extensive different analyses are carried out to examine how efficient the new designs are. For instance, the ternary ripple adder constructed by the proposed ternary half and full adders consumes 2.33 μW less power than the one implemented by the previous adder cells. It is almost twice faster as well. Due to their unique superior characteristics for ternary circuitry, carbon nanotube field-effect transistors are used to form the novel circuits, which are entirely suitable for practical applications.Keywords
This publication has 20 references indexed in Scilit:
- Balanced ternary addition using a gated silicon nanowireApplied Physics Letters, 2011
- Design of energy-efficient and robust ternary circuits for nanotechnologyIET Circuits, Devices & Systems, 2011
- Multiple-valued logic buses for reducing bus energy in low-power systemsIEE Proceedings - Computers and Digital Techniques, 2006
- Carbon-Nanotube-Based Voltage-Mode Multiple-Valued Logic DesignIEEE Transactions on Nanotechnology, 2005
- Theory of ballistic nanotransistorsIEEE Transactions on Electron Devices, 2003
- Logic Circuits with Carbon Nanotube TransistorsScience, 2001
- Carbon Nanotube Inter- and Intramolecular Logic GatesNano Letters, 2001
- The future of wiresProceedings of the IEEE, 2001
- Third BaseAmerican Scientist, 2001
- Realization of quaternary logic circuits by n-channel MOS devicesIEEE Journal of Solid-State Circuits, 1986