Balanced ternary addition using a gated silicon nanowire
- 26 December 2011
- journal article
- research article
- Published by AIP Publishing in Applied Physics Letters
- Vol. 99 (26), 263109
- https://doi.org/10.1063/1.3669536
Abstract
Ternary logic has the lowest cost of complexity, here, we demonstrate a CMOS hardware implementation of a ternary adder using a silicon metal-on-insulator single electron transistor. Gate dependent rectifying behavior of a single electron transistor (SET) results in a robust three-valued output as a function of the potential of the single electron transistor island. Mapping logical, ternary inputs to the three gates controlling the potential of the single electron transistor island allows us to perform complex, inherently ternary operations, on a single transistor.This publication has 13 references indexed in Scilit:
- Integrated logic circuits using single-atom transistorsProceedings of the National Academy of Sciences of the United States of America, 2011
- Room-Temperature Charge Stability Modulated by Quantum Effects in a Nanoscale Silicon IslandNano Letters, 2011
- Tunneling characteristics of grapheneApplied Physics Letters, 2010
- Logic implementations using a single nanoparticle–protein hybridNature Nanotechnology, 2010
- Ternary logic implemented on a single dopant atom field effect silicon transistorApplied Physics Letters, 2010
- Compact silicon double and triple dots realized with only two gatesApplied Physics Letters, 2009
- SOI Single-Electron Transistor With Low RC Delay for Logic Cells and SET/FET Hybrid ICsIEEE Transactions on Nanotechnology, 2005
- A Novel SET/MOSFET Hybrid Static Memory Cell DesignIEEE Transactions on Nanotechnology, 2004
- Coulomb blockade memory using integrated single-electron transistor/metal-oxide-semiconductor transistor gain cellsIEEE Transactions on Electron Devices, 2000
- Single-electron tunnelling transistor as a current rectifier with potential-controlled current polaritySemiconductor Science and Technology, 1995