Direct Measurement of Top and Sidewall Interface Trap Density in SOI FinFETs
- 26 February 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 28 (3), 232-234
- https://doi.org/10.1109/led.2007.891263
Abstract
Conventional charge pumping is demonstrated on triple-gate silicon-on-insulator FinFET gated-diode structures with varying fin widths. A simple technique is proposed and verified allowing to independently estimate fin top and sidewall interface trap density. A higher interface state density on the sidewalls is observed, which is attributed to higher fin sidewall roughness. The methodology is also demonstrated to be sensitive to fin sidewall surface crystallographic orientation. The technique presents a straightforward means of assessing the fin sidewall and topwall interface quality, which can then be directly correlated with both processing influences and reliability effectsKeywords
This publication has 8 references indexed in Scilit:
- Improvement of FinFET Electrical Characteristics by Hydrogen AnnealingIEEE Electron Device Letters, 2004
- FinFET process refinements for improved mobility and gate work function engineeringPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High performance fully-depleted tri-gate CMOS transistorsIEEE Electron Device Letters, 2003
- Multiple-gate SOI MOSFETs: device design guidelinesIEEE Transactions on Electron Devices, 2002
- Vertical N-channel MOSFETs for extremely high density memories: the impact of interface orientation on device performanceIEEE Transactions on Electron Devices, 2001
- Nanoscale CMOSProceedings of the IEEE, 1999
- Adaptation of the charge pumping technique to gated p-i-n diodes fabricated on silicon on insulatorIEEE Transactions on Electron Devices, 1991
- A reliable approach to charge-pumping measurements in MOS transistorsIEEE Transactions on Electron Devices, 1984