Modeling gate oxide breakdown under bipolar stress
- 24 August 2000
- journal article
- Published by Elsevier BV in Solid-State Electronics
- Vol. 44 (9), 1537-1541
- https://doi.org/10.1016/s0038-1101(00)00129-5
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- A physics-based, unified gate-oxide breakdown modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Degradation and breakdown of thin silicon dioxide films under dynamic electrical stressIEEE Transactions on Electron Devices, 1996
- Anode hole injection and trapping in silicon dioxideJournal of Applied Physics, 1996
- Thermal emission of trapped holes in thin SiO2 filmsJournal of Applied Physics, 1995
- Determination of tunnelling parameters in ultra-thin oxide layer poly-Si/SiO2/Si structuresSolid-State Electronics, 1995
- Bipolar stressing, breakdown, and trap generation in thin silicon oxidesIEEE Transactions on Electron Devices, 1994
- Hole injection SiO/sub 2/ breakdown model for very low voltage lifetime extrapolationIEEE Transactions on Electron Devices, 1994
- Silicon dioxide breakdown lifetime enhancement under bipolar bias conditionsIEEE Transactions on Electron Devices, 1993
- IC reliability simulationIEEE Journal of Solid-State Circuits, 1992
- Logarithmic detrapping response for holes injected into SiO2 and the influence of thermal activation and electric fieldsJournal of Applied Physics, 1988