A 1.2 V 12.8 GB/s 2 Gb Mobile Wide-I/O DRAM With 4 $\times$ 128 I/Os Using TSV Based Stacking
Top Cited Papers
- 23 September 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 47 (1), 107-116
- https://doi.org/10.1109/jssc.2011.2164731
Abstract
A 1.2 V 1 Gb mobile SDRAM, having 4 channels with 512 DQ pins has been developed with 50 nm technology. It exhibits 330.6 mW read operating power during 4 channel operation, achieving 12.8 GB/s data bandwidth. Test correlation techniques to verify functions through micro bumps and test pads have been developed. Block based dual period refresh scheme is applied to reduce self refresh current with minimum chip size burden. Stacking of 2 dies with 7.5 μm diameter and 40 μm pitch TSVs has been fabricated and tested, which results in 76% overall package yield without difference in performances between top and bottom die.Keywords
This publication has 7 references indexed in Scilit:
- 8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via TechnologyIEEE Journal of Solid-State Circuits, 2009
- Through-silicon via and die stacking technologies for microsystems-integrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Reducing Energy of DRAM/Flash Memory System by OS-controlled Data RefreshPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Adaptive Self Refresh Scheme for Battery Operated High-Density Mobile DRAM ApplicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A 300-MHz 25-/spl mu/A/Mb-leakage on-chip SRAM module featuring process-variation immunity and low-leakage-active mode for mobile-phone application processorIEEE Journal of Solid-State Circuits, 2005
- Block-based multiperiod dynamic memory design for low data-retention powerIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
- Dual-period self-refresh scheme for low-power DRAM's with on-chip PROM mode registerIEEE Journal of Solid-State Circuits, 1998