Dual-period self-refresh scheme for low-power DRAM's with on-chip PROM mode register
- 1 January 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 33 (2), 253-259
- https://doi.org/10.1109/4.658627
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Battery Operated 16m Dram With Post Package Programmable And Variable Self RefreshPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Well concentration: a novel scaling limitation factor derived from DRAM retention time and its modelingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A sub-0.5 μA/MB data-retention DRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A single poly EEPROM cell structure for use in standard CMOS processesIEEE Journal of Solid-State Circuits, 1994
- Laser programmable redundancy and yield improvement in a 64K DRAMIEEE Journal of Solid-State Circuits, 1981
- Redundancy techniques for fast static RAMsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981