Elementary Aspects for Circuit Implementation of Reconfigurable Nanowire Transistors
Top Cited Papers
- 11 December 2013
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 35 (1), 141-143
- https://doi.org/10.1109/led.2013.2290555
Abstract
A feasibility and performance study of electrically reconfigurable nanowire transistors with selectable pFET and nFET operations is presented. The challenges toward circuit implementation are evaluated based on transient simulations of logic circuits. A novel physical structure capable of computing a NAND as well as NOR function is introduced. The new approach provides a flexible platform to develop and test fine-grain reconfigurable circuits and systems.Keywords
This publication has 13 references indexed in Scilit:
- Dually Active Silicon Nanowire Transistors and Circuits with Equal Electron and Hole TransportNano Letters, 2013
- Vertically-Stacked Double-Gate Nanowire FETs with Controllable Polarity: From Devices to Regular ASICsPublished by EDAA ,2013
- Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Process/design co-optimization of regular logic tiles for double-gate silicon nanowire transistorsPublished by Association for Computing Machinery (ACM) ,2012
- Multifunctional Devices and Logic Gates With Undoped Silicon NanowiresNano Letters, 2012
- CMOS without doping: Multi-gate silicon-nanowire field-effect-transistorsSolid-State Electronics, 2012
- Reconfigurable Silicon Nanowire TransistorsNano Letters, 2011
- Direct Probing of Schottky Barriers in Si Nanowire Schottky Barrier Field Effect TransistorsPhysical Review Letters, 2011
- High-Performance Carbon Nanotube Field-Effect Transistor With Tunable PolaritiesIEEE Transactions on Nanotechnology, 2005
- Nanoscale metal–oxide–semiconductor field-effect transistors: scaling limits and opportunitiesNanotechnology, 2004