Process/design co-optimization of regular logic tiles for double-gate silicon nanowire transistors
- 4 July 2012
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- Ultra-fine grain FPGAs: A granularity studyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Synthesis of regular computational fabrics with ambipolar CNTFET technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Fabrication and characterization of vertically stacked Gate-All-Around Si Nanowire FET arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Programmable logic circuits based on ambipolar CNFETPublished by Association for Computing Machinery (ACM) ,2008
- Ultra-fine grain reconfigurability using CNTFETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- CNTFET Modeling and Reconfigurable Logic-Circuit DesignIEEE Transactions on Circuits and Systems I: Regular Papers, 2007
- Exact Combinatorial Optimization Methods for Physical Design of Regular Logic BricksProceedings of the 39th conference on Design automation - DAC '02, 2007
- A New Approach to Fabricate Vertically Stacked Single-Crystalline Silicon NanowiresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Designing via-configurable logic blocks for regular fabricIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2006
- High-Performance Carbon Nanotube Field-Effect Transistor With Tunable PolaritiesIEEE Transactions on Nanotechnology, 2005