Stress-Dependent Performance Optimization of Reconfigurable Silicon Nanowire Transistors
- 21 August 2015
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Electron Device Letters
- Vol. 36 (10), 991-993
- https://doi.org/10.1109/led.2015.2471103
Abstract
Mechanical stress is an efficient but rather unexplored performance booster for diverse emerging research devices based on tunneling phenomena, such as tunnel field-effect transistors (TFETs), resonant TFETs, and reconfigurable FETs. In this letter, stress profiles formed by self-limited oxidation of intrinsic silicon nanowires are applied exemplarily on device simulations of reconfigurable silicon nanowire transistor based on two independently gated Schottky junctions. The deformation potential theory and the multi-valley band structure are applied for modeling of stress-dependent Schottky barriers. Strained n- and p-type transistors are analyzed with respect to transfer the characteristic and the influence of each strain direction. It has been verified that mechanical stress is an effective option to control current injection through the Schottky junctions and thus to achieve symmetric performance of reconfigurable nanowire devices.Keywords
Funding Information
- Deutsche Forschungsgemeinschaft through the ReproNano Project (MI 1247/6-2, WE 4853/1-2)
- Center for Advancing Electronics Dresden
This publication has 12 references indexed in Scilit:
- Functionality-Enhanced Logic Gate Design Enabled by Symmetrical Reconfigurable Silicon Nanowire TransistorsIEEE Transactions on Nanotechnology, 2015
- Reconfigurable nanowire electronics – A reviewSolid-State Electronics, 2014
- Current on‐off operation of graphene transistor with dual gates and He ion irradiated channelphysica status solidi (c), 2013
- Dually Active Silicon Nanowire Transistors and Circuits with Equal Electron and Hole TransportNano Letters, 2013
- Polarity control in double-gate, gate-all-around vertically stacked silicon nanowire FETsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- Physics of ultrathin-body silicon-on-insulator Schottky-barrier field-effect transistorsApplied Physics A, 2007
- High-performance dual-gate carbon nanotube FETs with 40-nm gate lengthIEEE Electron Device Letters, 2005
- The effect of random dopant fluctuations on the minimum channel length of short-channel MOS transistorsApplied Physics A, 1997
- Band structure, deformation potentials, and carrier mobility in strained Si, Ge, and SiGe alloysJournal of Applied Physics, 1996
- Self-limiting oxidation for fabricating sub-5 nm silicon nanowiresApplied Physics Letters, 1994