Architecting on-chip interconnects for stacked 3D STT-RAM caches in CMPs
- 4 June 2011
- journal article
- conference paper
- Published by Association for Computing Machinery (ACM) in ACM SIGARCH Computer Architecture News
- Vol. 39 (3), 69-80
- https://doi.org/10.1145/2024723.2000074
Abstract
Emerging memory technologies such as STT-RAM, PCRAM, and resistive RAM are being explored as potential replacements to existing on-chip caches or main memories for future multi-core architectures. This is due to the many attractive features these memory technologies posses: high density, low leakage, and non-volatility. However, the latency and energy overhead associated with the write operations of these emerging memories has become a major obstacle in their adoption. Previous works have proposed various circuit and architectural level solutions to mitigate the write overhead. In this paper, we study the integration of STT-RAM in a 3D multi-core environment and propose solutions at the on-chip network level to circumvent the write overhead problem in the cache architecture with STT-RAM technology. Our scheme is based on the observation that instead of staggering requests to a write-busy STT-RAM bank, the network should schedule requests to other idle cache banks for effectively hiding the latency. Thus, we prioritize cache accesses to the idle banks by delaying accesses to the STT-RAM cache banks that are currently serving long latency write requests. Through a detailed characterization of the cache access patterns of 42 applications, we propose an efficient mechanism to facilitate such delayed writes to cache banks by (a) accurately estimating the busy time of each cache bank through logical partitioning of the cache layer and (b) prioritizing packets in a router requesting accesses to idle banks. Evaluations on a 3D architecture, consisting of 64 cores and 64 STT-RAM cache banks, show that our proposed approach provides 14% average IPC improvement for multi-threaded benchmarks, 19% instruction throughput benefits for multi-programmed workloads, and 6% latency reduction compared to a recently proposed write buffering mechanism.Keywords
This publication has 22 references indexed in Scilit:
- Scalable high performance main memory system using phase-change memory technologyPublished by Association for Computing Machinery (ACM) ,2009
- Architecting phase change memory as a scalable dram alternativePublished by Association for Computing Machinery (ACM) ,2009
- Circuit and microarchitecture evaluation of 3D stacking magnetic RAM (MRAM) as a universal memory replacementPublished by Association for Computing Machinery (ACM) ,2008
- 2Mb Spin-Transfer Torque RAM (SPRAM) with Bit-by-Bit Bidirectional Current Write and Parallelizing-Direction Current ReadIEEE International Solid-State Circuits Conference, 2007
- Die Stacking (3D) MicroarchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- PicoServerPublished by Association for Computing Machinery (ACM) ,2006
- Macro-model of Spin-Transfer Torque based Magnetic Tunnel Junction device for hybrid Magnetic-CMOS designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A novel nonvolatile memory with spin torque transfer magnetization switching: spin-ramPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Design space exploration for 3D architecturesACM Journal on Emerging Technologies in Computing Systems, 2006
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001