Testing Network-on-Chip Communication Fabrics
- 19 November 2007
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 26 (12), 2201-2214
- https://doi.org/10.1109/tcad.2007.907263
Abstract
Network-on-chip (NoC) communication fabrics will be increasingly used in many large multicore system-on-chip designs in the near future. A relevant challenge that arises from this trend is that the test costs associated with NoC infrastructures may account for a significant part of the total test budget. In this paper, we present a novel methodology for testing such NoC architectures. The proposed methodology offers a tradeoff between test time and on-chip self-test resources. The fault models used are specific to deep submicrometer technologies and account for crosstalk effects due to interwire coupling. The novelty of our approach lies in the progressive reuse of the NoC infrastructure to transport test data to the components under test in a recursive manner. It exploits the inherent parallelism of the data transport mechanism to reduce the test time and, implicitly, the test cost. We also describe a suitable test-scheduling approach. In this manner, the test methodology developed in this paper is able to reduce the test time significantly as compared to previously proposed solutions, offering speedup factors ranging from 2x to 34x for the NoCs considered for experimental evaluation.Keywords
This publication has 27 references indexed in Scilit:
- Timing analysis of network on chip architectures for MP-SoC platformsMicroelectronics Journal, 2005
- Design, Synthesis, and Test of Networks on ChipsIEEE Design & Test of Computers, 2005
- Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect ArchitecturesIEEE Transactions on Computers, 2005
- HERMES: an infrastructure for low area overhead packet-switching networks on chipIntegration, 2004
- Indirect Test Architecture for SoC TestingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2004
- DyADPublished by Association for Computing Machinery (ACM) ,2004
- Bringing communication networks on a chip: test and verification implicationsIEEE Communications Magazine, 2003
- Networks on chips: a new SoC paradigmComputer, 2002
- Test bus sizing for system-on-a-chipIEEE Transactions on Computers, 2002
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001