Performance Evaluation and Design Trade-Offs for Network-on-Chip Interconnect Architectures
Top Cited Papers
- 20 June 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in International Conference on Acoustics, Speech, and Signal Processing (ICASSP)
- Vol. 54 (8), 1025-1040
- https://doi.org/10.1109/tc.2005.134
Abstract
Multiprocessor system-on-chip (MP-SoC) platforms are emerging as an important trend for SoC design. Power and wire design constraints are forcing the adoption of new design methodologies for system-on-chip (SoC), namely, those that incorporate modularity and explicit parallelism. To enable these MP-SoC platforms, researchers have recently pursued scaleable communication-centric interconnect fabrics, such as networks-on-chip (NoC), which possess many features that are particularly attractive for these. These communication-centric interconnect fabrics are characterized by different trade-offs with regard to latency, throughput, energy dissipation, and silicon area requirements. In this paper, we develop a consistent and meaningful evaluation methodology to compare the performance and characteristics of a variety of NoC architectures. We also explore design trade-offs that characterize the NoC approach and obtain comparative results for a number of common NoC topologies. To the best of our knowledge, this is the first effort in characterizing different NoC architectures with respect to their performance and design trade-offs. To further illustrate our evaluation methodology, we map a typical multiprocessing platform to different NoC interconnect architectures and show how the system performance is affected by these design trade-offs.Keywords
This publication has 25 references indexed in Scilit:
- Structured interconnect architecturePublished by Association for Computing Machinery (ACM) ,2004
- High-throughput switch-based interconnect for future SoCsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Design of a switch for network on chip applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Bringing communication networks on a chip: test and verification implicationsIEEE Communications Magazine, 2003
- A network on chip architecture and design methodologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A power model for routers: modeling Alpha 21364 and InfiniBand routersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An interconnect architecture for networking systems on chipsIEEE Micro, 2002
- A low-latency FIFO for mixed-clock systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- A generic architecture for on-chip packet-switched interconnectionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2000