Power Supply Noise Analysis Methodology For Deep-submicron Vlsi Chip Design
- 24 August 2005
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Hot-Carrier Reliability of Fully Depleted Accumulation Mode Soi MosfetsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A high performance 0.25 mu m CMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A dynamic threshold voltage MOSFET (DTMOS) for ultra-low voltage operationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 300 MHz 64 b quad-issue CMOS RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- An electromagnetic approach for modeling high-performance computer packagesIBM Journal of Research and Development, 1990
- Controlled Collapse Reflow Chip JoiningIBM Journal of Research and Development, 1969