An Inverter-Based True Random Number Generator with 4-bit Von-Neumann Post-Processing Circuit
- 1 August 2020
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper proposes a small-area low-power inverter-based true random number generator (I-TRNG) which harvests entropy from thermal noise. A single CMOS inverter is used for noise amplification. Clock-feedthrough (CLFT) compensation and body-bias technique provide robustness across a wide range of supply voltage 0.7~1.0 V and temperature -40~100 °C. An on-chip 4-bit Von-Neumann post-processing circuit is implemented for maximum entropy harvesting. I-TRNG is fabricated in 130-nm CMOS technology. It occupies 1495 µm 2 (0.08846 MF 2 ) and consumes 0.6585 pJ/bit with a throughput of 0.4456 Mbps (0.1308 Mbits/µW). The random bits generated by I- TRNG pass all FIPS 140-2 and NIST 800-22 tests.Keywords
This publication has 10 references indexed in Scilit:
- An All-Digital Unified Physically Unclonable Function and True Random Number Generator Featuring Self-Calibrating Hierarchical Von Neumann Extraction in 14-nm Tri-gate CMOSIEEE Journal of Solid-State Circuits, 2019
- High-throughput Von Neumann post-processing for random number generatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2018
- 8.2 8Mb/s 28Mb/mJ robust true-random-number generator in 65nm CMOS based on differential ring oscillator with feedback resistorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2017
- A 82nW chaotic-map true random number generator based on sub-ranging SAR ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2016
- An All-Digital Edge Racing True Random Number Generator Robust Against PVT VariationsIEEE Journal of Solid-State Circuits, 2016
- A 0.43pJ/bit true random number generatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- A process and temperature tolerant oscillator-based true random number generator with dynamic 0/1 bias correctionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- 2.4 Gbps, 7 mW All-Digital PVT-Variation Tolerant True Random Number Generator for 45 nm CMOS High-Performance MicroprocessorsIEEE Journal of Solid-State Circuits, 2012
- A 1.04 µW Truly Random Number Generator for Gen2 RFID tagPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- A low-power true random number generator using random telegraph noise of single oxide-trapsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006