A 0.43pJ/bit true random number generator
- 1 November 2014
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A small-area energy-efficient true random number generator (TRNG) is presented. This TRNG introduces a jitter signal generator to realize the noise pre-amplification, and utilizes a metastable latch to resolve the jitter edges. Moreover, to tolerate the process and environment variations, an offset calibration is employed to dynamically correct the bias of the probability of logic 0/1 in background. A prototype is fabricated in 40-nm CMOS technology. It occupies an area of 0.0014mm2 and consumes 214nW from a 0.8-V supply at a throughput of 500kbps. The proposed TRNG passes the NIST tests, and its calculated FOM is 0.43pJ/bit.Keywords
This publication has 7 references indexed in Scilit:
- A process and temperature tolerant oscillator-based true random number generator with dynamic 0/1 bias correctionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- 2.4 Gbps, 7 mW All-Digital PVT-Variation Tolerant True Random Number Generator for 45 nm CMOS High-Performance MicroprocessorsIEEE Journal of Solid-State Circuits, 2012
- Implementation and Testing of High-Speed CMOS True Random Number Generators Based on Chaotic SystemsIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- True Random Number Generator with a Metastability-Based Quality ControlIEEE International Solid-State Circuits Conference, 2007
- A low-power true random number generator using random telegraph noise of single oxide-trapsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- A high-speed ic random-number source for smartcard microcontrollersIEEE Transactions on Circuits and Systems I: Regular Papers, 2003
- A noise-based IC random number generator for applications in cryptographyIEEE Transactions on Circuits and Systems I: Regular Papers, 2000