Efficient and Concurrent Reliable Realization of the Secure Cryptographic SHA-3 Algorithm
- 16 June 2014
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 33 (7), 1105-1109
- https://doi.org/10.1109/tcad.2014.2307002
Abstract
The secure hash algorithm (SHA)-3 has been selected in 2012 and will be used to provide security to any application which requires hashing, pseudo-random number generation, and integrity checking. This algorithm has been selected based on various benchmarks such as security, performance, and complexity. In this paper, in order to provide reliable architectures for this algorithm, an efficient concurrent error detection scheme for the selected SHA-3 algorithm, i.e., Keccak, is proposed. To the best of our knowledge, effective countermeasures for potential reliability issues in the hardware implementations of this algorithm have not been presented to date. In proposing the error detection approach, our aim is to have acceptable complexity and performance overheads while maintaining high error coverage. In this regard, we present a low-complexity recomputing with rotated operands-based scheme which is a step-forward toward reducing the hardware overhead of the proposed error detection approach. Moreover, we perform injection-based fault simulations and show that the error coverage of close to 100% is derived. Furthermore, we have designed the proposed scheme and through ASIC analysis, it is shown that acceptable complexity and performance overheads are reached. By utilizing the proposed high-performance concurrent error detection scheme, more reliable and robust hardware implementations for the newly-standardized SHA-3 are realized.Keywords
This publication has 16 references indexed in Scilit:
- Recomputing with Permuted Operands: A Concurrent Error Detection ApproachIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2013
- Efficient Fault Diagnosis Schemes for Reliable Lightweight Cryptographic ISO/IEC Standard CLEFIA Benchmarked on ASIC and FPGAIEEE Transactions on Industrial Electronics, 2012
- Fair and Consistent Hardware Evaluation of Fourteen Round Two SHA-3 CandidatesIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2011
- Fault Detection Structures of the S-boxes and the Inverse S-boxes for the Advanced Encryption StandardJournal of Electronic Testing, 2009
- Efficient fault tolerant SHA-2 hash functions for space applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Analysis and Detection Of Errors In Implementation Of SHA-512 Algorithms On FPGAsThe Computer Journal, 2007
- On Concurrent Detection of Errors in Polynomial Basis MultiplicationIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2007
- Evaluation of Software-Implemented Fault-Tolerance (SIFT) Approach in Gracefully Degradable Multi-Computer SystemsIEEE Transactions on Reliability, 2006
- Concurrent error detection in ALUs by recomputing with rotated operandsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Concurrent error detection schemes for fault-based side-channel cryptanalysis of symmetric block ciphersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2002