Efficient fault tolerant SHA-2 hash functions for space applications
- 1 March 2009
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2009 IEEE Aerospace conference
Abstract
Satellites are extensively used by public and private sectors to support a variety of services. Considering the cost and the strategic importance of these spacecrafts, it is fundamental to utilize strong cryptographic primitives to assure their security. However, it is of utmost importance to consider fault tolerance in their designs due to the harsh environment found in space, while keeping low area and power consumption. Therefore, this paper proposes novel fault tolerant schemes for the SHA-2 family of hash functions and analyzes their resistance to SEUs. Results obtained through FPGA implementation show that our best fault tolerant scheme for SHA-512 uses up to 32% less area and consumes up to 43% less power than the commonly used TMR technique. Moreover, its memory and registers are 435 and 175 times more resistant to SEUs than TMR. These results are crucial for supporting low area and low power fault tolerant cryptographic primitives in satellites.Keywords
This publication has 17 references indexed in Scilit:
- Key Management for CCSDS Compliant Space MissionsPublished by American Institute of Aeronautics and Astronautics (AIAA) ,2008
- Secure FPGA configuration architecture preventing system downgradePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Security Issues and Performance Study of Key Management Techniques over Satellite LinksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Security issues in hybrid networks with a satellite componentIEEE Wireless Communications, 2005
- Hardware implementation analysis of SHA-256 and SHA-512 algorithms on FPGAsComputers and Electrical Engineering, 2005
- Implementation of the SHA-2 Hash Family Standard Using FPGAsThe Journal of Supercomputing, 2005
- Selective triple Modular redundancy (STMR) based single-event upset (SEU) tolerant synthesis for FPGAsIEEE Transactions on Nuclear Science, 2004
- On the hardware implementations of the SHA-2 (256, 384, 512) hash functionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Efficient single-chip implementation of SHA-384 and SHA-512Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Encryption and Authentication in On-Board Processing Satellite Communication SystemsIEEE Transactions on Communications, 1981