Fault Detection Structures of the S-boxes and the Inverse S-boxes for the Advanced Encryption Standard
- 17 July 2009
- journal article
- Published by Springer Science and Business Media LLC in Journal of Electronic Testing
- Vol. 25 (4-5), 225-245
- https://doi.org/10.1007/s10836-009-5108-4
Abstract
No abstract availableThis publication has 17 references indexed in Scilit:
- A Comparative Cost/Security Analysis of Fault Attack CountermeasuresLecture Notes in Computer Science, 2006
- Low cost concurrent error detection for the advanced encryption standardPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- High-speed VLSI architectures for the AES algorithmIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2004
- Error analysis and detection procedures for a hardware implementation of the advanced encryption standardIEEE Transactions on Computers, 2003
- A highly regular and scalable aes hardware architectureIEEE Transactions on Computers, 2003
- Fault-based side-channel cryptanalysis tolerant Rijndael symmetric block cipher architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A Compact Rijndael Hardware Architecture with S-Box OptimizationLecture Notes in Computer Science, 2001
- Efficient Rijndael Encryption Implementation with Composite Field ArithmeticLecture Notes in Computer Science, 2001
- On the Importance of Eliminating Errors in Cryptographic ComputationsJournal of Cryptology, 2000
- Low-power logic styles: CMOS versus pass-transistor logicIEEE Journal of Solid-State Circuits, 1997