Crossbar architecture for tera-scale integration
- 16 February 2011
- journal article
- Published by IOP Publishing in Semiconductor Science and Technology
Abstract
No abstract availableKeywords
This publication has 27 references indexed in Scilit:
- Terascale integration via a redesign of the crossbar based on a vertical arrangement of poly-Si nanowiresSemiconductor Science and Technology, 2010
- Development of ultra-high density silicon nanowire arrays for electronics applicationsNano Research, 2008
- Superlattice Nanowire Pattern Transfer (SNAP)Accounts of Chemical Research, 2008
- A 160-kilobit molecular electronic memory patterned at 1011 bits per square centimetreNature, 2007
- Bridging Dimensions: Demultiplexing Ultrahigh-Density Nanowire CircuitsScience, 2005
- Nanoelectronic architecturesApplied Physics A, 2005
- Prospects for terabit-scale nanoelectronic memoriesNanotechnology, 2004
- Ultrahigh-Density Nanowire Lattices and CircuitsScience, 2003
- A Defect-Tolerant Computer Architecture: Opportunities for NanotechnologyScience, 1998
- Sub-10 nm imprint lithography and applicationsJournal of Vacuum Science & Technology B: Microelectronics and Nanometer Structures, 1997