Distributed sleep transistor network for power reduction
- 30 August 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 12 (9), 937-946
- https://doi.org/10.1109/tvlsi.2004.832939
Abstract
Sleep transistors are effective to reduce leakage power during standby modes. The cluster-based design was proposed to save sleep transistor area by clustering gates to minimize the simultaneous switching current per cluster and inserting a sleep transistor per cluster. In this paper, we propose a novel distributed sleep transistor network (DSTN), and show that DSTN is intrinsically better than the cluster-based design in terms of the sleep transistor area and circuit performance. We reveal properties of optimal DSTN designs, and then develop an efficient algorithm for gate level DSTN synthesis. The algorithm obtains DSTN designs with up to 70.7% sleep transistor area reduction compared to cluster-based designs. Furthermore, we present custom layout designs to verify the area reduction by DSTN.Keywords
This publication has 21 references indexed in Scilit:
- Understanding and minimizing ground bounce during mode transition of power gating structuresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Ground bounce in digital VLSI circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2003
- Efficient very large scale integration power/ground network sizing based on equivalent circuit modelingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2003
- Reliability-constrained area optimization of VLSI power/ground networks via sequence of linear programmingsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Estimation of maximum power supply noise for deep sub-micron designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Congestion-driven codesign of power and signal networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Design of robust global power and ground networksPublished by Association for Computing Machinery (ACM) ,2001
- Estimation for maximum instantaneous current through supply lines for CMOS circuitsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolutionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Optimum design of reliable IC power networks having general graph topologiesPublished by Association for Computing Machinery (ACM) ,1989