Estimation for maximum instantaneous current through supply lines for CMOS circuits
- 1 February 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 8 (1), 61-73
- https://doi.org/10.1109/92.820762
Abstract
We present new techniques for estimating the maximum instantaneous current through the power supply lines for CMOS circuits. We investigate four different approaches: (1) timed-ATPG-based approach; (2) probability-based approach; (3) genetic algorithm-based approach; and (4) integer linear programming (ILP) approach. The first three approaches produce a tight lower bound on the maximum current. The ILP-based approach produces the exact solutions for small circuits, and tight upper bounds of the solutions for large circuits. Our experimental results show that the upper bounds produced by the ILP approach combined with the lower bounds produced by the other three approaches confine the exact solution for the maximum instantaneous current to a small range.Keywords
This publication has 11 references indexed in Scilit:
- Maximum power estimation for sequential circuits using a test generation based techniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Maximum power estimation for CMOS circuits using deterministic and statistic approachesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Exact and approximate estimation for maximum instantaneous current of CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Estimation of maximum power for sequential circuits considering spurious transitionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Estimation of maximum power and instantaneous current using a genetic algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Pattern independent maximum current estimation in power and ground buses of CMOS VLSI circuits: Algorithms, signal correlations, and their resolutionIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Acyclic multi-way partitioning of Boolean networksPublished by Association for Computing Machinery (ACM) ,1994
- Computation of floating mode delay in combinational circuits: theory and algorithmsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Estimation of power dissipation in CMOS combinational circuits using Boolean function manipulationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Estimation of maximum currents in MOS IC logic circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1990