A PUF-FSM Binding Scheme for FPGA IP Protection and Pay-Per-Device Licensing
Top Cited Papers
Open Access
- 5 February 2015
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Information Forensics and Security
- Vol. 10 (6), 1137-1150
- https://doi.org/10.1109/tifs.2015.2400413
Abstract
With its reprogrammability, low design cost, and increasing capacity, field-programmable gate array (FPGA) has become a popular design platform and a target for intellectual property (IP) infringement. Currently available IP protection solutions are usually limited to protect single FPGA configurations and require permanent secret key storage in the FPGA. In addition, they cannot provide a commercially popular pay-per-device licensing solution. In this paper, we propose a novel IP protection mechanism to restrict IP's execution only on specific FPGA devices in order to efficiently protect IPs from being cloned, copied, or used with unauthorized integration. This mechanism can also enforce the pay-per-device licensing, which enables the system developers to purchase IPs from the core vendors at the low price based on usage instead of paying the expensive unlimited IP license fees. In our proposed binding-based mechanism, FPGA vendors embed into each enrolled FPGA device with a physical unclonable function (PUF) customized for FPGAs; IP vendors embed augmented finite-state machines (FSM) into the original IPs such that the FSM can be activated by the PUF responses from the FPGA device. We propose protocols to lock and unlock FPGA IPs, demonstrate how PUF can be embedded onto FPGA devices, and analyze the security vulnerabilities of our PUF-FSM binding method. We implement a 128-bit delay-based PUF on 28-nm FPGAs with only 258 RAM-lookup tables and 256 flipflops. The PUF responses are unique and reliable against environment changes. We also synthesize a variety of FSM benchmark circuits. On large benchmarks, the average timing overhead is 0.64% and power overhead in 0.01%.Keywords
Funding Information
- National Natural Science Foundation of China (61173038, 61228204)
- Scholarship from China Scholarship Council (201306130042)
This publication has 28 references indexed in Scilit:
- Reconfigurable Binding against FPGA Replay AttacksACM Transactions on Design Automation of Electronic Systems, 2015
- A Survey on Silicon PUFs and Recent Advances in Ring Oscillator PUFsJournal of Computer Science and Technology, 2014
- FPGA IP protection by binding Finite State Machine to Physical Unclonable FunctionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Efficient verification of IP watermarks in FPGA designs through lookup table content extractingIEICE Electronics Express, 2012
- A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAsIEEE Transactions on Information Forensics and Security, 2011
- Provably Secure Active IC Metering Techniques for Piracy Avoidance and Digital Rights ManagementIEEE Transactions on Information Forensics and Security, 2011
- A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2011
- Power-Up SRAM State as an Identifying Fingerprint and Source of True Random NumbersIEEE Transactions on Computers, 2008
- Hardware meteringPublished by Association for Computing Machinery (ACM) ,2001
- Watermarking techniques for intellectual property protectionPublished by Association for Computing Machinery (ACM) ,1998