A Robust FSM Watermarking Scheme for IP Protection of Sequential Circuit Design
- 19 April 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 30 (5), 678-690
- https://doi.org/10.1109/tcad.2010.2098131
Abstract
Finite state machines (FSMs) are the backbone of sequential circuit design. In this paper, a new FSM watermarking scheme is proposed by making the authorship information a non-redundant property of the FSM. To overcome the vulnerability to state removal attack and minimize the design overhead, the watermark bits are seamlessly interwoven into the outputs of the existing and free transitions of state transition graph (STG). Unlike other transition-based STG watermarking, pseudo input variables have been reduced and made functionally indiscernible by the notion of reserved free literal. The assignment of reserved literals is exploited to minimize the overhead of watermarking and make the watermarked FSM fallible upon removal of any pseudo input variable. A direct and convenient detection scheme is also proposed to allow the watermark on the FSM to be publicly detectable. Experimental results on the watermarked circuits from the ISCAS'89 and IWLS'93 benchmark sets show lower or acceptably low overheads with higher tamper resilience and stronger authorship proof in comparison with related watermarking schemes for sequential functions.Keywords
This publication has 19 references indexed in Scilit:
- Synthesis-for-Testability Watermarking for Field Authentication of VLSI Intellectual PropertyIEEE Transactions on Circuits and Systems I: Regular Papers, 2010
- An improved publicly detectable watermarking scheme based on scan chain orderingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Protecting Combinational Logic Synthesis SolutionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2006
- A Public-Key Watermarking Technique for IP DesignsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Robust techniques for watermarking sequential circuit designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical watermarking for protection of DSP filter coresPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Techniques for the creation of digital watermarks in sequential circuit designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
- Watermarking-based copyright protection of sequential functionsIEEE Journal of Solid-State Circuits, 2000
- A new algorithm for exact reduction of incompletely specified finite state machinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1999
- Exact and heuristic algorithms for the minimization of incompletely specified state machinesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994