A Pay-per-Use Licensing Scheme for Hardware IP Cores in Recent SRAM-Based FPGAs
- 29 September 2011
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Information Forensics and Security
- Vol. 7 (1), 98-108
- https://doi.org/10.1109/tifs.2011.2169667
Abstract
Currently achievable intellectual property (IP) protection solutions for field-programmable gate arrays (FPGAs) are limited to single large "monolithic" configurations. However, the ever growing capabilities of FPGAs and the consequential increasing complexity of their designs ask for a modular development model, where individual IP cores from multiple parties are integrated into a larger system. To enable such a model, the availability of IP protection at the modular level is imperative. In this work, we propose an IP protection mechanism for FPGA designs at the level of individual IP cores, by making use of the self-reconfiguring capabilities of modern FPGAs and deploying a trusted third party to run a metering service, similar to the work of Giineysu et ah and Drimer et at The proposed scheme makes it possible to enforce a pay-per-use licensing scheme which holds considerable advantages, both for IP core providers as well as for system integrators. Moreover, the scheme has a minimal implementation overhead and is the first of its kind to be solely based on primitives that are already available in recent commercially available FPGA devices. This allows for an immediate and feasible deployment, in contrast to earlier proposed solutions.Keywords
This publication has 16 references indexed in Scilit:
- Authenticated encryption for FPGA bitstreamsPublished by Association for Computing Machinery (ACM) ,2011
- Physically Unclonable Functions: A Study on the State of the Art and Future Research DirectionsPublished by Springer Science and Business Media LLC ,2010
- A flexible design flow for software IP binding in commodity FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Extended abstract: The butterfly PUF protecting IP on every FPGAPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- From the bitstream to the netlistPublished by Association for Computing Machinery (ACM) ,2008
- ReCoBus-Builder — A novel tool and technique to build statically and dynamically reconfigurable systems for FPGASPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Dynamically configurable security for SRAM FPGA bitstreamsInternational Journal of Embedded Systems, 2006
- A Survey on IP Watermarking TechniquesDesign Automation for Embedded Systems, 2004
- Cryptographic rights management of FPGA intellectual property coresPublished by Association for Computing Machinery (ACM) ,2002
- Transaction Security SystemIBM Systems Journal, 1991