All-digital PLL and transmitter for mobile phones
Top Cited Papers
- 5 December 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 40 (12), 2469-2482
- https://doi.org/10.1109/jssc.2005.857417
Abstract
We present the first all-digital PLL and polar transmitter for mobile phones. They are part of a single-chip GSM/EDGE transceiver SoC fabricated in a 90 nm digital CMOS process. The circuits are architectured from the ground up to be compatible with digital deep-submicron CMOS processes and be readily integrateable with a digital baseband and application processor. To achieve this, we exploit the new paradigm of a deep-submicron CMOS process environment by leveraging on the fast switching times of MOS transistors, the fine lithography and the precise device matching, while avoiding problems related to the limited voltage headroom. The transmitter architecture is fully digital and utilizes the wideband direct frequency modulation capability of the all-digital PLL. The amplitude modulation is realized digitally by regulating the number of active NMOS transistor switches in accordance with the instantaneous amplitude. The conventional RF frequency synthesizer architecture, based on a voltage-controlled oscillator and phase/frequency detector and charge-pump combination, has been replaced with a digitally controlled oscillator and a time-to-digital converter. The transmitter performs GMSK modulation with less than 0.5/spl deg/ rms phase error, -165 dBc/Hz phase noise at 20 MHz offset, and 10 /spl mu/s settling time. The 8-PSK EDGE spectral mask is met with 1.2% EVM. The transmitter occupies 1.5 mm/sup 2/ and consumes 42 mA at 1.2 V supply while producing 6 dBm RF output power.Keywords
This publication has 16 references indexed in Scilit:
- All-digital PLL and GSM/edge transmitter in 90nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Event-driven Simulation and modeling of phase noise of an RF oscillatorIEEE Transactions on Circuits and Systems I: Regular Papers, 2005
- Phase-domain all-digital phase-locked loopIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2005
- All-digital TX frequency synthesizer and discrete-time receiver for Bluetooth radio in 130-nm CMOSIEEE Journal of Solid-State Circuits, 2004
- Quad-band GSM/GPRS/EDGE polar loop transmitterIEEE Journal of Solid-State Circuits, 2004
- A polar modulator transmitter for GSM/EDGEIEEE Journal of Solid-State Circuits, 2004
- A first multigigahertz digitally controlled oscillator for wireless applicationsIEEE Transactions on Microwave Theory and Techniques, 2003
- A minimal multibit digital noise shaping architecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A filtering technique to lower LC oscillator phase noiseIEEE Journal of Solid-State Circuits, 2001
- A new PLL frequency synthesizer with high switching speedIEEE Transactions on Vehicular Technology, 1992