Polarity-Controllable Silicon Nanowire Transistors With Dual Threshold Voltages
- 2 October 2014
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 61 (11), 3654-3660
- https://doi.org/10.1109/ted.2014.2359112
Abstract
Gate-all-around (GAA) silicon nanowires enable an unprecedented electrostatic control on the semiconductor channel that can push device performance with continuous scaling. In modern electronic circuits, the control of the threshold voltage is essential for improving circuit performance and reducing static power consumption. Here, we propose a silicon nanowire transistor with three independent GAA electrodes, demonstrating, within a unique device, a dynamic configurability in terms of both polarity and threshold voltage (VT). This silicon nanowire transistor is fabricated using a vertically stacked structure with a top-down approach. Unlike conventional threshold voltage modulation techniques, the threshold control of this device is achieved by adapting the control scheme of the potential barriers at the source and drain interfaces and in the channel. Compared to conventional dual-threshold techniques, the proposed device does not tradeoff the leakage reduction at the detriment of the ON-state current, but only through a later turn-ON coming from a higher VT. This property offers leakage control at a reduction of loss in performance. The measured characteristic demonstrates a threshold voltage difference of ~0.5 V between low-VT and high-VT configurations, while high-VT configuration reduces the leakage current by two orders of magnitude as compared to low-VT configuration.Keywords
Funding Information
- Research Project (ERC-2009-AdG-246810)
- Swiss National Science Foundation (200021-122168)
This publication has 29 references indexed in Scilit:
- Configurable Circuits Featuring Dual-Threshold-Voltage Design With Three-Independent-Gate Silicon Nanowire FETsIEEE Transactions on Circuits and Systems I: Regular Papers, 2014
- Reconfigurable p-n junction diodes and the photovoltaic effect in exfoliated MoS2 filmsApplied Physics Letters, 2014
- Advanced system on a chip design based on controllable-polarity FETsPublished by EDAA ,2014
- Elementary Aspects for Circuit Implementation of Reconfigurable Nanowire TransistorsIEEE Electron Device Letters, 2013
- Dually Active Silicon Nanowire Transistors and Circuits with Equal Electron and Hole TransportNano Letters, 2013
- CMOS without doping: Multi-gate silicon-nanowire field-effect-transistorsSolid-State Electronics, 2012
- Reconfigurable Silicon Nanowire TransistorsNano Letters, 2011
- Vertically Stacked and Independently Controlled Twin-Gate MOSFETs on a Single Si NanowireIEEE Electron Device Letters, 2011
- Programmable nanowire circuits for nanoprocessorsNature, 2011
- Optimal Dual-$V_{T}$ Design in Sub-100-nm PD/SOI and Double-Gate TechnologiesIEEE Transactions on Electron Devices, 2008