Characterizing the branch misprediction penalty
- 28 April 2006
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 6 references indexed in Scilit:
- A first-order superscalar processor modelPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- An instruction throughput model of superscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatically characterizing large scale program behaviorPublished by Association for Computing Machinery (ACM) ,2002
- An Exploration of Instruction Fetch Requirement in Out-of-Order Superscalar ProcessorsInternational Journal of Parallel Programming, 2001
- Limits of instruction-level parallelismPublished by Association for Computing Machinery (ACM) ,1991