A first-order superscalar processor model
- 13 November 2004
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 16 references indexed in Scilit:
- Using interaction costs for microarchitectural bottleneck analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delaysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The optimum pipeline depth for a microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A framework for statistical modeling of superscalar processor performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Analytic evaluation of shared-memory systems with ILP processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1998
- The nonuniform distribution of instruction-level and machine parallelism and its effect on performanceIEEE Transactions on Computers, 1989
- Characterization of Branch and Data Dependencies in Programs for Evaluating Pipeline PerformanceIEEE Transactions on Computers, 1987
- Instruction issue logic for high-performance, interruptable pipelined processorsPublished by Association for Computing Machinery (ACM) ,1987
- Optimal pipelining in supercomputersACM SIGARCH Computer Architecture News, 1986
- The Inhibition of Potential Parallelism by Conditional JumpsIEEE Transactions on Computers, 1972