A Comprehensive Memory Modeling Tool and Its Application to the Design and Analysis of Future Memory Hierarchies
- 1 June 2008
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2008 International Symposium on Computer Architecture
- Vol. 36 (3), 51-62
- https://doi.org/10.1109/isca.2008.16
Abstract
In this paper we introduce CACTI-D, a significant enhancement of CACTI 5.0. CACTI-D adds support for modeling of commodity DRAM technology and support for main memory DRAM chip organization. CACTI-D enables modeling of the complete memory hierarchy with consistent models all the way from SRAM based L1 caches through main memory DRAMs on DIMMs. We illustrate the potential applicability of CACTI-D in the design and analysis of future memory hierarchies by carrying out a last level cache study for a multicore multithreaded architecture at the 32nm technology node. In this study we use CACTI-D to model all components of the memory hierarchy including L1, L2, last level SRAM, logic process based DRAM or commodity DRAM L3 caches, and main memory DRAM chips. We carry out architectural simulation using benchmarks with large data sets and present results of their execution time, breakdown of power in the memory hierarchy, and system energy-delay product for the different system configurations. We find that commodity DRAM technology is most attractive for stacked last level caches, with significantly lower energy-delay products.Keywords
This publication has 25 references indexed in Scilit:
- PicoServerPublished by Association for Computing Machinery (ACM) ,2006
- Design and Management of 3D Chip Multiprocessors Using Network-in-MemoryACM SIGARCH Computer Architecture News, 2006
- Challenges for the DRAM cell scaling to 40nmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- Design and integration methods for a multi-threaded dual core 65nm Xeon® processor2006 IEEE/ACM International Conference on Computer Aided Design, 2006
- Energy/power breakdown of pipelined nanometer caches (90nm/65nm/45nm/32nm)Published by Association for Computing Machinery (ACM) ,2006
- Niagara: A 32-Way Multithreaded Sparc ProcessorIEEE Micro, 2005
- Fast low-power decoders for RAMsIEEE Journal of Solid-State Circuits, 2001
- Memory access schedulingPublished by Association for Computing Machinery (ACM) ,2000
- Designing and programming the emotion engineIEEE Micro, 1999
- CACTI: an enhanced cache access and cycle time modelIEEE Journal of Solid-State Circuits, 1996