Threshold voltage, and 2D potential modeling within short-channel junctionless DG MOSFETs in subthreshold region
- 1 December 2013
- journal article
- conference paper
- Published by Elsevier BV in Solid-State Electronics
- Vol. 90, 107-115
- https://doi.org/10.1016/j.sse.2013.02.044
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- Junctionless Nanowire Transistor (JNT): Properties and design guidelinesSolid-State Electronics, 2011
- Threshold voltage in junctionless nanowire transistorsSemiconductor Science and Technology, 2011
- Comparison of Junctionless and Conventional Trigate Transistors With $L_{g}$ Down to 26 nmIEEE Electron Device Letters, 2011
- 2D analytical calculation of the electrostatic potential in lightly doped Schottky barrier Double-Gate MOSFETSolid-State Electronics, 2010
- Performance estimation of junctionless multigate transistorsSolid-State Electronics, 2010
- Nanowire transistors without junctionsNature Nanotechnology, 2010
- Reduced electric field in junctionless transistorsApplied Physics Letters, 2010
- Interface dipole at metal-organic interfaces: Contribution of metal induced interface statesApplied Physics Letters, 2009
- Junctionless multigate field-effect transistorApplied Physics Letters, 2009
- A new analytical method of solving 2D Poisson's equation in MOS devices applied to threshold voltage and subthreshold modelingSolid-State Electronics, 1996