Can we connect trillions of IoT sensors in a sustainable way? A technology/circuit perspective (Invited)
- 1 October 2015
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The Internet-of-Things is about to revolutionize our world with trillions of sensors to be deployed. However, this revolution raises sustainability issues at the economical, societal and environmental levels: security and privacy of the sensed data, environmental and economical costs of battery production and replacement, carbon footprint associated to the production of the sensor nodes, congestion of the RF spectrum due to numerous connected devices and electrical power consumption of the ICT infrastructure to support the Internet traffic due to the sensed data. In this paper, we show how these high-level challenges can be translated into IC design targets for three main functions of IoT nodes: digital signal processing (DSP), embedded power management (PM) and low-power wireless RF communications. We then demonstrate that CMOS technology scaling and ultra-low-voltage operation can help meeting these targets through an analysis of their benefits on simple yet representative DSP, PM and RF blocks.Keywords
This publication has 21 references indexed in Scilit:
- A Minimally Invasive 64-Channel Wireless μECoG ImplantIEEE Journal of Solid-State Circuits, 2014
- 10.6 A 0.74V 200μW multi-standard transceiver digital baseband in 40nm LP-CMOS for 2.4GHz Bluetooth Smart / ZigBee / IEEE 802.15.6 personal area networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2014
- Impact of back gate biasing schemes on energy and robustness of ULV logic in 28nm UTBB FDSOI technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- Harvesting the potential of nano-CMOS for lightweight cryptography: an ultra-low-voltage 65 nm AES coprocessor for passive RFID tagsJournal of Cryptographic Engineering, 2011
- A sub-threshold FPGA with low-swing dual-VDD interconnect in 90nm CMOSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- FDSOI Process Technology for Subthreshold-Operation Ultralow-Power ElectronicsProceedings of the IEEE, 2010
- Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuitsPublished by Association for Computing Machinery (ACM) ,2009
- Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logicPublished by Association for Computing Machinery (ACM) ,2009
- Sub-45nm fully-depleted SOI CMOS subthreshold logic for ultra-low-power applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Analysis and minimization of practical energy in 45nm subthreshold logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008