Harvesting the potential of nano-CMOS for lightweight cryptography: an ultra-low-voltage 65 nm AES coprocessor for passive RFID tags
- 18 February 2011
- journal article
- Published by Springer Science and Business Media LLC in Journal of Cryptographic Engineering
- Vol. 1 (1), 79-86
- https://doi.org/10.1007/s13389-011-0005-z
Abstract
No abstract availableKeywords
This publication has 25 references indexed in Scilit:
- A 9 $\mu$A, Addressable Gen2 Sensor Tag for Biosignal AcquisitionIEEE Journal of Solid-State Circuits, 2010
- 692-nW Advanced Encryption Standard (AES) on a 0.13-$\mu$m CMOSIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2009
- PRESENT: An Ultra-Lightweight Block CipherLecture Notes in Computer Science, 2006
- New Lightweight DES VariantsLecture Notes in Computer Science, 2006
- An Introduction to RFID TechnologyIEEE Pervasive Computing, 2006
- Variation-driven device sizing for minimum energy sub-threshold circuitsPublished by Association for Computing Machinery (ACM) ,2006
- A Very Compact S-Box for AESLecture Notes in Computer Science, 2005
- A Systematic Evaluation of Compact Hardware Implementations for the Rijndael S-BoxLecture Notes in Computer Science, 2005
- AES implementation on a grain of sandIEE Proceedings - Information Security, 2005
- A Compact Rijndael Hardware Architecture with S-Box OptimizationLecture Notes in Computer Science, 2001