Design of a switch for network on chip applications
- 4 November 2003
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 9 references indexed in Scilit:
- A network on chip architecture and design methodologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Interconnect IP node for future system-on-chip designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An improved analytical model for wormhole routed networks with application to butterfly fat-treesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low-latency FIFO for mixed-clock systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Networks on chips: a new SoC paradigmComputer, 2002
- The future of wiresProceedings of the IEEE, 2001
- Route packets, net wiresPublished by Association for Computing Machinery (ACM) ,2001
- Performance evaluation of switch-based wormhole networksIEEE Transactions on Parallel and Distributed Systems, 1997
- Fat-trees: Universal networks for hardware-efficient supercomputingIEEE Transactions on Computers, 1985