Voltage Assignment with Guaranteed Probability Satisfying Timing Constraint for Real-time Multiproceesor DSP
Top Cited Papers
- 6 February 2007
- journal article
- Published by Springer Science and Business Media LLC in Journal of Signal Processing Systems
- Vol. 46 (1), 55-73
- https://doi.org/10.1007/s11265-006-0002-0
Abstract
No abstract availableKeywords
This publication has 18 references indexed in Scilit:
- Energy reduction techniques for multimedia applications with tolerance to deadline missesPublished by Association for Computing Machinery (ACM) ,2003
- Register minimization in cost-optimal synthesis of DSP architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Probabilistic performance guarantee for real-time tasks with varying computation timesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Estimating probabilistic timing performance for real-time embedded systemsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2001
- Probabilistic loop scheduling for applications with uncertain execution timeIEEE Transactions on Computers, 2000
- ILP-based cost-optimal DSP synthesis with module selection and data format conversionIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998
- Scheduling data-flow graphs via retiming and unfoldingIEEE Transactions on Parallel and Distributed Systems, 1997
- Static scheduling for synthesis of DSP algorithms on various modelsJournal of Signal Processing Systems, 1995
- High-level DSP synthesis using concurrent transformations, scheduling, and allocationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989