ILP-based cost-optimal DSP synthesis with module selection and data format conversion
- 1 December 1998
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 6 (4), 582-594
- https://doi.org/10.1109/92.736132
Abstract
In high-level synthesis, a data flow graph (DFG) description of an algorithm is mapped onto a register transfer level description of an architecture. Each node of the DFG is scheduled to a specific time and allocated to a processor. In this paper, we present new integer linear programming (ILP) models which generate a blocked schedule for a DFG with automatic retiming, pipelining, and unfolding while performing module selection and dataformat conversion. A blocked schedule is a schedule which overlaps multiple iterations of the DFG to guarantee a processor optimal schedule. During module selection an appropriate processor is chosen from a library of processors to construct a cost optimal architecture. Furthermore, we also include the cost and latency of data format conversions between processors of different implementation styles. We also present a new formulation for minimizing the unfolding factor of the blocked schedule. The approach presented in this paper is the only systematic approach proposed so far to include implicit unfolding and to perform synthesis using nonuniform processor styles and data format converters.Keywords
This publication has 38 references indexed in Scilit:
- Execution interval analysis under resource constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Resource driven synthesis in the HYPER systemPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Resource-constrained loop list scheduler for DSP algorithmsJournal of Signal Processing Systems, 1995
- Data-flow transformations for critical path time reduction in high-level DSP synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- Range-chart-guided iterative data-flow graph schedulingIEEE Transactions on Circuits and Systems I: Regular Papers, 1992
- A systematic approach for design of digit-serial signal processing architecturesIEEE Transactions on Circuits and Systems, 1991
- A module selection algorithm for high-level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Architectural strategies for an application-specific synchronous multiprocessor environmentIEEE Transactions on Acoustics, Speech, and Signal Processing, 1988
- Cathedral-II: A Silicon Compiler for Digital Signal ProcessingIEEE Design & Test of Computers, 1986
- Effective Pipelining of Digital SystemsIEEE Transactions on Computers, 1978