A Unified Execution Model for Data-Driven Applications on a Composable MPSoC
- 1 August 2011
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in 2011 14th Euromicro Conference on Digital System Design
- p. 818-822
- https://doi.org/10.1109/dsd.2011.110
Abstract
Multi-processor Systems on Chip (MPSoCs) execute multiple applications concurrently. These applications may belong to different domains, i.e., may have firm-, soft-, or non-real time requirements. A composable system simplifies system design, integration, and verification by avoiding the inter-application interference. Existing work demonstrates composability for applications expressed using a single model of computation. For example, Kahn Process Network (KPN) and dataflow are two common data-driven parallel models of computation, each with different properties and suited for different application domains. This paper extends existing work with support for concurrent, composable execution of KPN and dataflow applications on the same MPSoC platform. We formalize a unified execution model by defining its operations that implement the different models of computation on the MPSoC, and discuss the trade-offs involved. Our experiments indicate that multiple applications modeled in KPN and dataflow run composably on an MPSoC platform.Keywords
This publication has 14 references indexed in Scilit:
- Design and implementation of an operating system for composable processor sharingMicroprocessors and Microsystems, 2011
- Trace-based KPN composability analysis for mapping simultaneous applications to MPSoC platformsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- Efficient execution of Kahn process networks on multi-processor systems using protothreads and windowed FIFOsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Analyzing composability of applications on MPSoC platformsJournal of Systems Architecture, 2008
- Systematic Customization of On-Chip Crossbar InterconnectsPublished by Springer Science and Business Media LLC ,2007
- Efficient buffer capacity and scheduler setting computation for soft real-time stream processing applicationsPublished by Association for Computing Machinery (ACM) ,2007
- Platform-based design from parallel C specificationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2005
- Efficient Execution of Process Networks on a Reconfigurable Hardware Virtual MachinePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Translating affine nested-loop programs to process networksPublished by Association for Computing Machinery (ACM) ,2004
- Dataflow Process NetworksPublished by Elsevier BV ,2002