Systematic Customization of On-Chip Crossbar Interconnects
- 3 June 2007
- book chapter
- conference paper
- Published by Springer Science and Business Media LLC
Abstract
No abstract availableKeywords
This publication has 19 references indexed in Scilit:
- A survey of research and practices of Network-on-chipACM Computing Surveys, 2006
- Packet Switched vs. Time Multiplexed FPGA Overlay NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2006
- PNoC: a flexible circuit-switched NoC for FPGA-based systemsIEE Proceedings - Computers and Digital Techniques, 2006
- LiPaRPublished by Association for Computing Machinery (ACM) ,2005
- An Application-Specific Design Methodology for STbus Crossbar GenerationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- NoC synthesis flow for customized domain specific multiprocessor systems-on-chipIEEE Transactions on Parallel and Distributed Systems, 2005
- Topology adaptive network-on-chip design and implementationIEE Proceedings - Computers and Digital Techniques, 2005
- HERMES: an infrastructure for low area overhead packet-switching networks on chipIntegration, 2004
- Run-time support for heterogeneous multitasking on reconfigurable SoCsIntegration, 2004
- Analyzing on-chip communication in a MPSoC environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004