A 12-bit 80-MSample/s pipelined ADC with bootstrapped digital calibration
- 2 May 2005
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 40 (5), 1038-1046
- https://doi.org/10.1109/jssc.2005.845972
Abstract
This paper presents a prototype analog-to-digital converter (ADC) that uses a calibration algorithm to adaptively overcome constant closed-loop gain errors, closed-loop gain variation, and slew-rate limiting. The prototype consists of an input sample-and-hold amplifier (SHA) that can serve as a calibration queue, a 12-bit 80-MSample/s pipelined ADC, a digital-to-analog converter (DAC) for calibration, and an embedded custom microprocessor, which carries out the calibration algorithm. The calibration is bootstrapped in the sense that the DAC is used to calibrate the ADC, and the ADC is used to calibrate the DAC. With foreground calibration, test results show that the peak differential nonlinearity (DNL) is -0.09 least significant bits (LSB), and the peak integral nonlinearity (INL) is -0.24LSB. Also, the maximum signal-to-noise-and-distortion ratio (SNDR) and spurious-free dynamic range (SFDR) are 71.0 and 79.6dB with a 40-MHz sinusoidal input, respectively. The prototype occupies 22.6 mm/sup 2/ in a 0.25-/spl mu/m CMOS technology and dissipates 755 mW from a 2.5-V supply.Keywords
This publication has 19 references indexed in Scilit:
- A 12 b 80 MS/s pipelined ADC with bootstrapped digital calibrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A 12-bit 20-MS/s pipelined ADC with nested digital background calibrationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A 12-bit 75-MS/s pipelined ADC using open-loop residue amplificationIEEE Journal of Solid-State Circuits, 2003
- A 12 b 128 MSample/s ADC with 0.05 LSB DNLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 12-b digital-background-calibrated algorithmic ADC with -90-dB THDIEEE Journal of Solid-State Circuits, 1999
- A digital background calibration technique for time-interleaved analog-to-digital convertersIEEE Journal of Solid-State Circuits, 1998
- A 15-b 1-Msample/s digitally self-calibrated pipeline ADCIEEE Journal of Solid-State Circuits, 1993
- A 10-b 20-Msample/s analog-to-digital converterIEEE Journal of Solid-State Circuits, 1992
- Low-voltage operational amplifier with rail-to-rail input and output rangesIEEE Journal of Solid-State Circuits, 1985
- A new result in negative‐feedback theory, and its application to audio power amplifiersInternational Journal of Circuit Theory and Applications, 1978