A 12-b digital-background-calibrated algorithmic ADC with -90-dB THD
- 1 January 1999
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 34 (12), 1812-1820
- https://doi.org/10.1109/4.808906
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- An analog background calibration technique for time-interleaved analog-to-digital convertersIEEE Journal of Solid-State Circuits, 1998
- A 250-mW, 8-b, 52-Msamples/s parallel-pipelined A/D converter with reduced number of amplifiersIEEE Journal of Solid-State Circuits, 1997
- A 15-b, 5-Msample/s low-spurious CMOS ADCIEEE Journal of Solid-State Circuits, 1997
- Background digital calibration techniques for pipelined ADCsIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 1997
- A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADCIEEE Journal of Solid-State Circuits, 1994
- A 15-b 1-Msample/s digitally self-calibrated pipeline ADCIEEE Journal of Solid-State Circuits, 1993
- A fully differential sample-and-hold circuit for high-speed applicationsIEEE Journal of Solid-State Circuits, 1989
- A pipelined 5-Msample/s 9-bit analog-to-digital converterIEEE Journal of Solid-State Circuits, 1987
- A CMOS programmable self-calibrating 13-bit eight-channel data acquisition peripheralIEEE Journal of Solid-State Circuits, 1987
- A family of differential NMOS analog circuits for a PCM codec filter chipIEEE Journal of Solid-State Circuits, 1982