A Triple-Mode Balanced Linear CMOS Power Amplifier Using a Switched-Quadrature Coupler
- 9 May 2012
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 47 (9), 2019-2032
- https://doi.org/10.1109/jssc.2012.2193510
Abstract
A triple-mode class-AB balanced linear power amplifier (PA) is realized in standard 0.18-μm CMOS technology. For the average efficiency enhancement, the triple-mode operation realizes a switched-quadrature coupler with a balanced topology to achieve robust load insensitivity. The PA and RF switches uniquely utilize the isolation port of the switched-quadrature coupler as a signal path in a low-power (LP) mode of operation, and the incorporated output matching network satisfies the |Γ| = 1 condition from the quadrature coupler in the LP mode while providing the necessary load-pull impedance from the PA output side in the high-power (HP) mode. To obtain low loss and high quality factor ( Q) of the passive output-combining network, a transformer-based quadrature coupler is implemented using a silicon-based integrated passive device process. With a 3.4-V power supply, the PA transmits a maximum output power of 28.4 dBm with 40.7% of power-added efficiency (PAE) and linear output power up to 26.6 dBm with 35% of the PAE using a 3-GPP WCDMA modulated signal. With the triple-mode operation, a PAE at 16 dBm is enhanced from 11.1% to 17%, and 47 mA of quiescent current is saved. The PA also shows robust operation under 2.5:1 of VSWR condition, achieving 1 dB of the gain variation and less than 3.9 dB of ACLR variation. This work demonstrates the potential of a highly efficient CMOS PA for WCDMA applications.Keywords
This publication has 16 references indexed in Scilit:
- A Linear Multi-Mode CMOS Power Amplifier With Discrete Resizing and Concurrent Power Combining StructureIEEE Journal of Solid-State Circuits, 2011
- A 40% PAE linear CMOS power amplifier with feedback bias technique for WCDMA applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- A 0.18-$\mu{\hbox {m}}$ CMOS Balanced Amplifier for 24-GHz ApplicationsIEEE Journal of Solid-State Circuits, 2008
- A high performance Balanced Power Amplifier and Its Integration into a Front-end Module at PCS Band2007 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2007
- CMOS T/R Switch Design: Towards Ultra-Wideband and Higher FrequencyIEEE Journal of Solid-State Circuits, 2007
- A Highly Linear and Efficient Differential CMOS Power Amplifier With Harmonic ControlIEEE Journal of Solid-State Circuits, 2006
- A capacitance-compensation technique for improved linearity in CMOS class-AB power amplifiersIEEE Journal of Solid-State Circuits, 2004
- A 2-GHz quadrature hybrid implemented in CMOS technologyIEEE Journal of Solid-State Circuits, 2003
- A 0.5-μm CMOS T/R switch for 900-MHz wireless applicationsIEEE Journal of Solid-State Circuits, 2001
- Balanced transistor amplifiers for precise wideband microwave applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1965