Nested Digital Background Calibration of a 12-bit Pipelined ADC Without an Input SHA
- 22 September 2009
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 44 (10), 2780-2789
- https://doi.org/10.1109/JSSC.2009.2028756
Abstract
To reduce power dissipation, the input sample-and-hold amplifier (SHA) is eliminated in a pipelined analog-to-digital converter (ADC) with nested background calibration. The nested architecture calibrates the pipelined ADC with an algorithmic ADC that is also calibrated. Without an input SHA, a timing difference between the sampling instants of the two ADCs creates an error that interferes with calibration of the pipelined ADC. This problem is overcome with digital background timing compensation. It uses a differentiator with fixed coefficients to build an adaptive interpolator. With a 58-kHz sinusoidal input, the 12-bit 20-Msample/s pipelined ADC achieves a signal-to-noise-and-distortion ratio (SNDR) of 70.2 dB, a spurious-free dynamic range (SFDR) of 80.3 dB, and an integral nonlinearity (INL) of 0.75 least significant bit (LSB). With a 9-MHz input, the SNDR is 64.2 dB, and the SFDR is 78.3 dB. About 2 million samples or 0.1 s are required for convergence. The prototype occupies 7.5 mm2 in 0.35-mum CMOS and dissipates 231 mW from 3.3 V, which is 23 mW less than in a previous prototype with the input SHA.Keywords
This publication has 32 references indexed in Scilit:
- Adaptive blind calibration of timing offset and gain mismatch for two-channel time-interleaved ADCsIEEE Transactions on Circuits and Systems I: Regular Papers, 2006
- Calibration of Sample-Time Error in a Two-Channel Time-Interleaved Analog-to-Digital ConverterIEEE Transactions on Circuits and Systems I: Regular Papers, 2004
- A 12-bit 75-MS/s pipelined ADC using open-loop residue amplificationIEEE Journal of Solid-State Circuits, 2003
- Background calibration techniques for multistage pipelined ADCs with digital redundancyIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2003
- Digital background calibration of an algorithmic analog-to-digital converter using a simplified queueIEEE Journal of Solid-State Circuits, 2003
- A continuously variable digital delay elementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibrationIEEE Journal of Solid-State Circuits, 2001
- A 12-b digital-background-calibrated algorithmic ADC with -90-dB THDIEEE Journal of Solid-State Circuits, 1999
- A continuously calibrated 12-b, 10-MS/s, 3.3-V A/D converterIEEE Journal of Solid-State Circuits, 1998
- Splitting the unit delay [FIR/all pass filters design]IEEE Signal Processing Magazine, 1996