Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities
- 1 December 2014
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 368-380
- https://doi.org/10.1109/micro.2014.12
Abstract
Voltage noise characterization is an essential aspect of optimizing the shipped voltage of high-end processor based systems. Voltage noise, i.e. Variations in the supply voltage due to transient fluctuations on current, can negatively affect the robustness of the design if it is not properly characterized. Modeling and estimation of voltage noise in a pre-silicon setting is typically inadequate because it is difficult to model the chip/system packaging and power distribution network (PDN) parameters very precisely. Therefore, a systematic, direct measurement-based characterization of voltage noise in a post-silicon setting is mandatory in validating the robustness of the design. In this paper, we present a direct measurement-based voltage noise characterization of a state-of-the-art mainframe class multicoreprocessor. We develop a systematic methodology to generate noise stress marks. We study the sensitivity of noise in relation to the different parameters involved in noise generation: (a) stimulus sequence frequency, (b) supply current delta, (c) number of noise events and, (d) degree of alignment or synchronization of events in a multi-core context. By sensing per-core noise in a multi-core chip, we characterize the noise propagation across the cores. This insight opens up new opportunities for noise mitigation via workload mappings and dynamic voltage guard banding.Keywords
This publication has 45 references indexed in Scilit:
- Performance boosting under reliability and power constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2013
- VRSyncACM SIGARCH Computer Architecture News, 2012
- Active management of timing guardband to save energy in POWER7Published by Association for Computing Machinery (ACM) ,2011
- Automated di/dt stressmark generation for microprocessor power delivery networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Eliminating voltage emergencies via software-guided code transformationsACM Transactions on Architecture and Code Optimization, 2010
- Voltage emergency prediction: Using signatures to reduce operating marginsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- Exploiting resonant behavior to reduce inductive noisePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Pipeline muffling and a priori current rampingPublished by Association for Computing Machinery (ACM) ,2003
- An architectural solution for the inductive noise problem due to clock-gatingPublished by Association for Computing Machinery (ACM) ,1999
- Modeling, measurement, and simulation of simultaneous switching noiseIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1996