Active management of timing guardband to save energy in POWER7
Top Cited Papers
- 3 December 2011
- conference paper
- conference paper
- Published by Association for Computing Machinery (ACM)
Abstract
Microprocessor voltage levels include substantial margin to deal with process variation, system power supply variation, workload induced thermal and voltage variation, aging, random uncertainty, and test inaccuracy. This margin allows the microprocessor to operate correctly during worst-case conditions, but during typical conditions it is larger than necessary and wastes energy. We present a mechanism that reduces excess voltage margin by (1) introducing a critical path monitor (CPM) circuit that measures available timing margin in real-time, (2) coupling the CPM output to the clock generation circuit to adjust clock frequency within cycles in response to excess or inadequate timing margin, and (3) adjusting the processor voltage level periodically in firmware to achieve a specified average clock frequency target. We implemented this mechanism in a prototype IBM POWER7 server. During better-than-worst case conditions our guardband management mechanism reduces the average voltage setting 137-152 mV below nominal, resulting in average processor power reduction of 24% with no performance loss while running industry-standard benchmarks.Keywords
This publication has 14 references indexed in Scilit:
- Introducing the Adaptive Energy Management Features of the Power7 ChipIEEE Micro, 2011
- Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2010
- RazorII: In Situ Error Detection and Correction for PVT and SER ToleranceIEEE Journal of Solid-State Circuits, 2008
- Energy-Efficient and Metastability-Immune Resilient Circuits for Dynamic Variation ToleranceIEEE Journal of Solid-State Circuits, 2008
- A wide tuning range (1 GHz-to-15 GHz) fractional-N all-digital PLL in 45nm SOIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOIIEEE Journal of Solid-State Circuits, 2008
- A Distributed Critical-Path Timing Monitor for a 65nm High-Performance MicroprocessorIEEE International Solid-State Circuits Conference, 2007
- Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power Management40th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2007), 2006
- A 90nm variable-frequency clock system for a power-managed Itanium-family processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Razor: circuit-level correction of timing errors for low-power operationIEEE Micro, 2004