Built-in aging monitoring for safety-critical applications
- 1 June 2009
- conference paper
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Complex electronic systems for safety or mission-critical applications (automotive, space) must operate for many years in harsh environments. Reliability issues are worsening with device scaling down, while performance and quality requirements are increasing. One of the key reliability issues is to monitor long-term performance degradation due to aging in such harsh environments. For safe operation, or for preventive maintenance, it is desirable that such monitoring may be performed on chip. On-line built-in aging sensors (activated from time to time) can be an adequate solution for this problem. The purpose of this paper is to present a novel methodology for electronic systems aging monitoring, and to introduce a new architecture for an aging sensor. Aging monitoring is carried out by observing the degrading timing response of the digital system. The proposed solution takes into account power supply voltage and temperature variations and allows several levels of failure prediction. Simulation results are presented, that ascertain the usefulness of the proposed methodology.Keywords
This publication has 12 references indexed in Scilit:
- Time Management for Low-Power Design of Digital SystemsJournal of Low Power Electronics, 2008
- DFT Architecture for Automotive Microprocessors using On-Chip Scan Compression supporting Dual Vendor ATPGPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- Optimized Circuit Failure Prediction for Aging: Practicality and PromisePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- NBTI resilient circuits using adaptive body biasingPublished by Association for Computing Machinery (ACM) ,2008
- NBTI induced performance degradation in logic and memory circuits: how effectively can we approach a reliability solution?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2008
- A 130-nm RHBD SRAM With High Speed SET and Area Efficient TID MitigationIEEE Transactions on Nuclear Science, 2007
- Transistor level automatic layout generator for non-complementary CMOS cellsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2007
- Circuit Failure Prediction and Its Application to Transistor Aging26th IEEE VLSI Test Symposium (vts 2008), 2007
- Reliability challenges for 45nm and beyondPublished by Association for Computing Machinery (ACM) ,2006
- Modeling and minimization of PMOS NBTI effect for robust nanometer designPublished by Association for Computing Machinery (ACM) ,2006