A 56.4-to-63.4 GHz Multi-Rate All-Digital Fractional-N PLL for FMCW Radar Applications in 65 nm CMOS
Open Access
- 10 February 2014
- journal article
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 49 (5), 1081-1096
- https://doi.org/10.1109/jssc.2014.2301764
Abstract
A mm-wave digital transmitter based on a 60 GHz all-digital phase-locked loop (ADPLL) with wideband frequency modulation (FM) for FMCW radar applications is proposed. The fractional-N ADPLL employs a high-resolution 60 GHz digitally-controlled oscillator (DCO) and is capable of multi-rate two-point FM. It achieves a measured rms jitter of 590.2 fs, while the loop settles within 3 μs. The measured reference spur is only -74 dBc, the fractional spurs are below -62 dBc, with no other significant spurs. A closed-loop DCO gain linearization scheme realizes a GHz-level triangular chirp across multiple DCO tuning banks with a measured frequency error (i.e., nonlinearity) in the FMCW ramp of only 117 kHz rms for a 62 GHz carrier with 1.22 GHz bandwidth. The synthesizer is transformer-coupled to a 3-stage neutralized power amplifier (PA) that delivers +5 dBm to a 50 Ω load. Implemented in 65 nm CMOS, the transmitter prototype (including PA) consumes 89 mW from a 1.2 V supply.Keywords
Funding Information
- EU Catrene
- EU ERC Starting (307624)
This publication has 29 references indexed in Scilit:
- Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOSIEEE Journal of Solid-State Circuits, 2011
- A 40-GHz Fast-Locked All-Digital Phase-Locked Loop Using a Modified Bang-Bang AlgorithmIEEE Transactions on Circuits and Systems II: Express Briefs, 2011
- A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward CompensationIEEE Journal of Solid-State Circuits, 2010
- A 77 GHz 90 nm CMOS Transceiver for FMCW Radar ApplicationsIEEE Journal of Solid-State Circuits, 2010
- A 58–65 GHz Neutralized CMOS Power Amplifier With PAE Above 10% at 1-V SupplyIEEE Journal of Solid-State Circuits, 2010
- A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse–Fine Time-to-Digital Converter With Subpicosecond ResolutionIEEE Journal of Solid-State Circuits, 2009
- All-digital PLL and transmitter for mobile phonesIEEE Journal of Solid-State Circuits, 2005
- A CMOS direct injection-locked oscillator topology as high-frequency low-power frequency dividerIEEE Journal of Solid-State Circuits, 2004
- A high-resolution CMOS time-to-digital converter utilizing a Vernier delay lineIEEE Journal of Solid-State Circuits, 2000
- Linear FMCW radar techniquesIEE Proceedings F Radar and Signal Processing, 1992