Ultra Low Power Magnetic Flip-Flop Based on Checkpointing/Power Gating and Self-Enable Mechanisms
- 9 January 2014
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 61 (6), 1755-1765
- https://doi.org/10.1109/tcsi.2013.2295026
Abstract
Advanced computing systems suffer from high static power due to the rapidly rising leakage currents in deep sub-micron MOS technologies. Fast access non-volatile memories (NVM) are under intense investigation to be integrated in Flip-Flops or computing memories to allow system power-off in standby state and save power. Spin Transfer Torque MRAM (STT-MRAM) is considered the most promising NVM to address this issue thanks to its high speed, low power, and infinite endurance. However, one of the disadvantages of STT-MRAM for the computing purpose is its relatively high write energy to build up Magnetic Flip-Flop (MFF). In this paper, we propose a power-efficient MFF design architecture to address this challenge based on the combination of checkpointing operation, power gating and self-enable mechanisms. Multi non-volatile storages can be integrated locally in a conventional FF without significant area overhead benefiting from the 3-D implementation of STT-MRAM. We performed electrical simulations (i.e. transient and statistical) to validate its functional behaviors and evaluate its performance by using an accurate spice model of STT-MRAM and an industrial 40 nm CMOS design kit. The simulation results confirm its lower power consumption compared to conventional CMOS FF and the other structures.Keywords
This publication has 32 references indexed in Scilit:
- SPINTRONIC MEMORY-BASED RECONFIGURABLE COMPUTINGSPIN, 2013
- Hiding Checkpoint Overhead in HPC Applications with a Semi-Blocking AlgorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2012
- High Performance SoC Design Using Magnetic Logic and MemoryIFIP Advances in Information and Communication Technology, 2012
- Design considerations and strategies for high-reliable STT-MRAMMicroelectronics Reliability, 2011
- Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2011
- Electrical Characterization for Intertier Connections and Timing Analysis for 3-D ICsIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2010
- Nonvolatile Magnetic Flip-Flop for Standby-Power-Free SoCsIEEE Journal of Solid-State Circuits, 2009
- A novel architecture of the 3D stacked MRAM L2 cache for CMPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2009
- New non‐volatile logic based on spin‐MTJPhysica Status Solidi (a), 2008
- Spin angular momentum transfer in a current-perpendicular spin-valve nanomagnetPublished by SPIE-Intl Soc Optical Eng ,2004